Citations

  1. "A Full-Custom Implementation of an RNS Multiplier", A. Rjoub, V. Paliouras and T. Stouraitis, Proc. of Int. Conference on Electronics, Circuits & Systems, Amman, Jordan, Dec. 17-21, 1995, pp. 25-28.
  2. "Residue-to-Binary Arithmetic Converter for the Moduli Set (2(k), 2(k)-1, 2(k-1)-1)", AA. Hiasat, HS. Abdelatyzohdy, IEEE Trans. on Circuits and Systems II-Analog and Digital Signal Processing, 1998, Iss. 2, pp. 204-209.
  3. VLSI Arithmetic Residue and Logarithm Processors, B. Paliouras, Dept of Electrical Eng. Univ of Patras, Greece, (in Greek).
  4. Y. Ma, "A simplified architecture for module (2n+1) multiplication", ÉÅÅÅ Trans. Comput., vol. 43, no.3, pp. 333-337, March 1998.
  5. AP. Stroele, S. Tarnik, "Embedded Checker Architectures for Cyclic and Low-Cost Arithmetic Codes", Journal of Elecronic Testing, vol. 16, no.  4, pp. 355-367, Aug. 2000.
  6.  "Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero", Riyaz A. Patel, Mohammed Benaissa, Said Boussakta, IEEE Transactions on Computers, Volume 56 ,  Issue 11  (November 2007), pp. 1484-1492.  
  7.  M. Hosseinzadeh, A. S. Molahosseini, and K. Navi, "A Parallel Implementation of the Reverse Converter for the Moduli Set {2n, 2n-1, 2n-1-1}, World Academy of Science, Engineering and Technology 55, pp. 494-498, 2009.
  8. A. Mohan, "New reverse converters for the moduli set 2n-3, 2n-1, 2n+1,2n+3, International Journal of Electronics and Communications, vol. 62, no. 9, pp. 643-648, Oct. 2008.
  9. A. Skavantzos, M. Abdalah, T. Sturaitis, "Large dynamic range RNS systems and their Residue to Binary Converters", Journal of Circuits, Systems, and Computers (JCSC), vol. 16, no. 20, 2007.
  10. R. Zimmermann, "Efficient VLSI Implementation of Modulo (2n±1)Addition and Multiplication", in Proc. 14th IEEE Symposium on Computer Arithmetic, pp. 158-167, Adelaide, Australia, April 14-16, 1999.
  11.  W. Wang , M. Swamy, M. Ahmad, Y. Wang, "A parallel residue-to-binary converter", Proc. of IEEE Conference on Acoustics, Speech, Signal Processing (ICASSP), vol. 3,  pp. 1541-1544, 1999.
  12. S. Bi, W. Wang, and A. Al-Khalili, "New modulo decomposed Residue-to-binary for general moduli set", Proc. of IEEE Conference on Acoustics, Speech, Signal Processing (ICASSP),  2004.
  13. CH. Chang   S. Menon   B Cao. T. Srikanthan, "A configurable dual moduli multi-operand modulo adder" . Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 1630-1635, 2005.
  14. S. Menon, CH. Chang,  "Reconfigurable Multi-Modulus Modulo Multiplier",  Proc. of  IEEE Asia Pacific Conference on Circuits and Systems, (APCCAS) pp. 1168-1171, 2006.
  15. S. Bi,  W. J. Gross, W. Wang, A. Al-Khalili, M. N. S Swamy, "An area-reduced scheme for modulo 2n-1 addition/subtraction", Proc. of System-on-Chip for Real-Time Applications, pp. 396-399, 2005.
  16. J. Chen, JE Stine, "Parallel Prefix Ling Structures for Modulo 2^n-1 Addition", Proc. of 20th IEEE Int. Conf. on Application-specific Systems, Architectures and Processors, 2009.
  17. F. Kharbash,G. M. Chaudhry, "High Speed Redundant Modulo 2n-1 Adder", Proc. of the IEEE Int. Conf. on Computer Systems and Applications, pp. 80-87, 2006
  18.  "KoVer : a sophisticated residue arithmetic core generator", Kostaras, N.   Vergos, H.T., The 16th IEEE International Workshop on Rapid System Prototyping, 2005. (RSP 2005). pp. 261- 263
  19. "Cell-Based Multilevel Carry-Increment Adders with Minimal AT- and PT-Products" Reto Zimmermann and Hubert Kaeslin, Integrated Systems Laboratory, Swiss Federal Institute of Technology (ETH), Zurich, Switzerland. 1996.
  20. R. Zimmerman, "Binary adder Architectures for Cell Based VLSI and their synthsis" Ph. D Thesis, Swiss Federal Inst. of Technology, 1997
  21. Issam Aisaher Noufal, "Outlisde CAO pour la Operateurs Arithmetiques Auto-Controlables",  Ph.D Thesis, Institut National Polythechnique De Grenobles, 2001.
  22. A. Mohan, "Residue Number Systems Algorithms and Architectures", Kluwer Academic Publishers, 2002.