Citations

1. "Feasibility Study of Designing TSC Sequential Circuits with 100% Fault Coverage", S. J. Piestrak, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'02), pp. 87-95, Vancouver, Canada, November 6-8, 2002