Citations

1. "Design of an Optimal Test Pattern Generator for Built-in Self-testing of Path Delay Faults", D.K. Das et al., VLSI Design, 1997, pp. 205-210.
2. "Distributed BIST Architecture to Combat Delay Faults", J. Savir, Journal of Electronic Testing. Theory and Applications (JETTA), vol.16, Aug. 2000, pp. 369-380.
3. "Transition Count Based BIST for Detecting Multiple Stuck-Open faults in CMOS Circuits", H. Rahaman, D.K. Das, B.B. Bhattacharya, 2nd IEEE Asian Pacific Conference on ASICs, Aug. 2000, pp. 307-310.
4. "BIST design for detecting multiple stuck-open faults in CMOS circuits using transition count", Journal of Computer Science and Technology, Volume 17 ,  Issue 6,  November 2002, pp. 731-737.
5. "Built-in Self Test Study for Stuck-open Faults of CMOS Combinational Circuits", XIE Bo, W HUANG, T Pu-shan, JOURNAL OF FUDAN UNIVERSITY(NATURAL SCIENCE), 2005 Vol.44 No.1 P.95-100,117
6. "A Class of SIC Circuits: Theory and Application in BIST Design," Lei Shaochong; Hou Xueyan; Shao Zhibiao; Liang Feng, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.55, no.2, pp.161-165, Feb. 2008.