Citations

    1. Minimizing Test Time in Arithmetic Test-Pattern Generators with Constrained Memory Resources, S. Manich, L. Garcia - Deiros and J. Figueras, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 11, November 2007, pp. 2046-2058.