Citations

1. Y. Decai, X. Yongle and C. Guangju, "Scan-based built-in self-test scheme for FFT processor", Chinese Journal of Scientific Instrument, vol. 29, no. 2, pp. 299-303, 2008.
2. O. Khan and M. Bushnell, "Spectral Analysis for Statistical Response Compaction During Built-In Self-Testing", Proceedings of International Test Conference (ITC), pp. 67-76, October 2004.
3. Jas and N. Touba, "Deterministic Test Vector Compression/ Decompression for Systems-On-a-Chip Using an Embedded Processor", Journal of Electronic Testing: Theory and Applications (JETTA), Kluwer Academic Publishers, vol. 18, no. 4-5, pp. 503-514, August-October 2002.
4. Kr. Chakrabarty, SoC (System-On-A-Chip) Testing for Plug and Play Test Automation, ISBN: 1402072058, Kluwer Academic Publishers, 2002.
5. "Built-in self-test for VLSI pipelined lattice digital filter", D.-C. Yang, Y.-L. Xie, G.-J. Chen, Tien Tzu Hsueh Pao/Acta Electronica Sinica 35 (11), pp. 2184-2188, 2007